





See 'Resources and References' for links and references which describe cryptographic concepts cited throughout this presentation.

See Glossary for more details of terms used throughout this presentation.





OTP = One-time-programmable memory – non-volatile on-chip memory See Glossary for more details of terms used throughout this presentation.









Note: Open Mode = Unsecured Mode

-The private OTP is not required for the authentication. Typically, this private OTP can be used for storage of Symmetric Keys used for an encryption/decryption algorithm or cipher, to store some secrets, etc.

-The Unique Chip ID can be used to prevent cloning. For example, each OEM device may have a BF54x and a flash memory where the SW is stored. The Unique Chip ID contained in the public OTP of the BF54x will be copied to the flash memory by the manufacturer. The software can check that both numbers match before executing. Since each BF54x has a Unique Chip ID value, the software will not work if a hacker clones the flash memories. Each flash can essentially be "bound" to a single BF54x processor.

Software Components

On-chip ROM firmware for Digital Signature Authentication using: SHA-1 and Elliptic Curve Cryptography (ECC) RAM-based Security framework





Open, published, trusted encryption algorithms and protocols are always better than proprietary encryption algorithms and protocols.

Preferred algorithms have been in the open literature for years and have withstood serious attempts to withstand shortcut attacks.

The processes used for digital signatures have undergone thorough technological peer review for over a decade. Digital signatures have been accepted in several national and international standards developed in cooperation with and accepted by many corporations, banks, and government agencies. The likelihood of malfunction or a security problem in a digital signature cryptosystem designed and implemented as prescribed in the industry standards is extremely remote, and is far less than the risk of undetected forgery or alteration on paper or of using other less secure electronic signature techniques.

Annual Convertiened Ton BSCH
Secure State Machine—Modes of Operation
 Open Mode (unsecured) Default mode of processor upon power-up/reset/boot. All secured system switches are deactivated. OTP memory secrets are protected from access. The chip is open; all features are available with no restrictions.
 Secure Entry Mode (authentication) Firmware is executing out of internal memory to authenticate a loaded code image. All secured system switches are activated.
 Secure Mode Once authentication process results in success, device is in Secure Mode. Mode of operation to perform sensitive decryption or execution of code. OTP memory secrets are accessible. Secured system switches are accessible to user (authenticated) code.
12 Lockbox Secure Technology on Blackfin Processors



During Open Mode the switches are involuntarily set with all controls off (unrestricted access) with exception of access to OTP protected private areas. OTP secrets are always protected and can only be accessible upon entry into Secure Mode.

During Secure Entry all switches are initially set with all controls on (restricted access). Access to the private OTP area remains restricted.

During Secure Mode operation all switches are voluntary (initially set) and under the control of authenticated code. Restricted access controls can therefore be reconfigured by authenticated user code.







64kx1 OTP memory array size applies to ADSP-BF54x and ADSP-BF52x processors



The OTP is not part of the Blackfin linear memory map.

OTP memory is not accessed directly using the Blackfin memory map; rather, it is accessed via four 32-bit wide peripheral registers (OTP_DATA0-3) which act as the OTP memory read/write buffer.

The buffer has four 1- bit read/write locations for a total of 16 bytes.

The OTP memory controller organizes the memory's bit access into 128-bit pages. There are 512 pages within the array.

Each page is initiated by setting a page address and initiating read or write commands.

OTP array is 1 bit wide and all accesses are serial accesses.

64kx1 OTP memory array size and organizational structure described here applies to ADSP-BF54x and ADSP-BF52x processors



OTP information on this slide applies to ADSP-BF54x and ADSP-BF52x processors







Digital signatures are created using a public-key signature algorithm such as the ECC public-key cipher and a secure one way hash.

A hash of the file is performed and the hash is signed instead of the file itself.

SHA-1 is used to perform the hashing.

ECC is used to encrypt/decrypt the hash result (cryptographic digest).

The following summarizes the Authentication process:

Operations performed off-chip:

A one-way hash of the developer's application code is produced using SHA-1.

The hash is encrypted with the private key using ECC, thereby signing the file and creating a digital signature unique to the file.

The developer's digitally signed application code is DMA'd into Blackfin.

Operations performed on-chip:

The Blackfin executes SHA-1 from firmware in on-chip ROM to produce a one-way hash of the file.

Using ECC, the Blackfin decrypts the signed hash with the user's public key stored in OTP.

Hashes are now compared.

If the original hash matches the hash calculated on the Blackfin, the signature is valid and the file is intact.

The developer's authenticated code is now allowed to execute in a secure manner in Blackfin internal memory.

Authentication failure results in a return to non-Secure Mode and the code attempting authentication is not allowed to execute on-chip with access to secrets in Secure Mode.



Basic block diagram of ADSP-BF54x family member.

Core. It will show where are we executing from at each of the steps (PC = program counter).

-L1 Instruction SRAM. Only code can be placed here. Runs at core clock frequency.

-L1 Secure Entry ROM. ROM that contains the security firmware. Runs at core clock frequency.

-L1 data SRAM. Only data can be placed here. Runs at core clock frequency.

-L2 unified SRAM. Code and data can be placed here. Operates in CCLK domain with some additional latency compared to L1 SRAM. See product manuals for details.

-Boot ROM. ROM that contains the boot kernel used to load an .ldr file into the corresponding memories. Runs at system clock frequency.

-Public OTP (one-time-programmable) and private OTP. Memory that can be written only once. It can be write-protected as well.

-The external Flash is shown for the examples. It is just a typical place where the application (code and data) is stored. Other interfaces/peripherals could store the application as well. The security scheme is not restricted to it.

-The external DDR SDRAM is also a typical place where run-time data is stored. Only for example purposes. Other interfaces/peripherals could also be used. The security scheme is not restricted to it.



The public key is stored in the public OTP memory. OTP is programmable by developers and is typically programmed before releasing the product to end customers.



A small startup .ldr file created by the developer is stored in flash and is labeled as "kernel" in this example. This code is non-secure and is generated by the developer.

The secure application and its corresponding Digital Signature are stored in flash. The flash memory is our boot source in this example.

The Digital Signature is the encrypted Digest of the Application.

Notes:

-We are assuming for this example that we want to run a completely secure application. Therefore, it fits in internal memory.

-The BF54x and BF52x boot in an Open Mode. Therefore, a small non-secure startup code is required. This code will trigger the authentication process.

-There might be other customers/systems where most of the Application is nonsecure and only a small routine is authenticated. This is also possible. The object labeled "kernel" would actually be the non-secure Application and object labeled "Application" would actually be the small routine to be authenticated.



Normal booting in Open Mode. The core executes the "boot kernel" from Boot ROM

The Startup.ldr (kernel) is booted, the secure Application is ignored for now.

The Secure State Machine has 3 modes:

- -Open Mode (Unsecured mode)
- -Secure Entry Mode
- -Secure Mode

Booting occurs in Open Mode



After booting, execute the startup kernel code. This code will prepare the Application to be authenticated.



The non-secure kernel startup code requests authentication and calls the firmware Secure Entry Service Routine stored in on-chip ROM.



The Secure Entry Service Routine (SESR) starts the authentication process. The Core executes the SESR stored in on-chip ROM.

The Secure Entry Service Routine (SESR) is stored in on-chip ROM memory and controls the authentication process (also referred to as 'firmware').

During Secure Entry Mode:

The Analog Devices private JTAG emulator interface is disabled (default).

DMA access to/from internal memory is disabled.

Safeguard mechanisms built in to the Blackfin hardware detect ANY deviation of the Program Counter outside of the address range encompassing the security firmware

If the user enables interrupts and while executing SESR an interrupt is triggered, this interrupt will be serviced. However, vectoring outside of the SESR will be detected by the Blackfin hardware and the Secure State Machine will exit Secure Entry Mode and enter Open Mode. This results in failure of the Authentication process. The user's application can make another request for authentication to be repeated. Precedence can be given to the real time system events and is user-configurable.



Blackfin firmware performs authentication which consists of:

Performing a hash operation on user's application code/data (using SHA-1).

The encrypted digital signature is then decrypted (via ECC and public key stored in OTP on Blackfin).

Compare original hash digest value with the result of the hash calculated on the user's application code within Blackfin on-chip memory.

If they are identical, authentication results in success as this indicates that the user's application code/data has not been tampered with and can be trusted to execute on the Blackfin.

Decrypt the user's application code/data if it was encrypted outside the Blackfin prior to Boot/DMA. (For example, AES decryption uses a secret cipher key that can be stored in Blackfin private OTP memory area that is only accessible once authentication results in success and the processor is operating in Secure Mode). Decryption should be performed while operating in Secure Mode.

Execute the user's authenticated application code in Secure Mode on Blackfin.



The Digital Signature is decrypted using the Public Key from the trusted source stored in public OTP memory...

Note: To decrypt, the public key is used. The public key is stored in public one-timeprogrammable (*Public OTP*) memory. This one-time-programmable memory can be programmed by the developer and it can be locked (write protected) to prevent future alteration. By this means, BF54x and BF52x can help ensure that the public key stored in OTP is from the trusted source.

Elliptic Curve Cryptography (ECC) keys are used in Lockbox secure technology for Digital Signature authentication.



Compare the original hash digest with the hash digest calculated on-chip. If they match, the message is *Authentic*!

If both hash digest results match, the Secure State Machine enters Secure Mode.



If both hash digest results match, authentication process results in success. Authenticated code will subsequently be allowed to execute on the Blackfin in Secure Mode.



Firmware automatically performs DMA transfer of authenticated code into L1 instruction memory (the user defines this with parameters passed to the SESR during request for authentication).



Authenticated (trusted) code is allowed to execute on Blackfin in Secure Mode.

Trusted code has control of Secure System Switches which control all access restrictions and protection mechanisms.

Private OTP memory area is now accessible to trusted code.





All supported public and private JTAG instructions remain operational when operating in Open Mode. All supported JTAG public features remain operational and all JTAG private features are disabled when operating in Secure Entry Mode and Secure Mode.

Analog Devices JTAG Emulation is part of the Private JTAG instructions.

Analog Devices emulators use the IEEE 1149.1 JTAG test access port of the processor to monitor and control the target board processor during emulation.













(Search terms: cryptography, encryption, hash, Digital Signature, symmetric-key algorithm, public key cryptography)



References:

Cryptography Dictionary (http://www.cryptnet.net/fdp/crypto/crypto-dict.html) Wikipedia (http://www.wikipedia.org/)



References:

Cryptography Dictionary (http://www.cryptnet.net/fdp/crypto/crypto-dict.html) Wikipedia (http://www.wikipedia.org/)

Anoranies number interstation of the second second second	
Acronyms	
AES: Advanced Encryption Standard specified in FIPS 197	
ANSI: American National Standards Institute	
CA: Certification Authority	
DSA: Digital Signature Algorithm specified in FIPS 186-2	
ECDSA: Elliptic Curve Digital Signature Algorithm	
FIPS: Federal Information Processing Standard	
HMAC: Keyed-Hash Message Authentication Code specified in FIPS 198	
IV: Initialization Vector	
MAC: Message Authentication Code	
NIST: National Institute of Standards and Technology	
PKI: Public Key Infrastructure	
PRNG: Pseudorandom Number Generator	
RNG: Random Number Generator	
TDES: Triple Data Encryption Standard; Triple DES	
45 Lockbox Secure Technology on Blackfin Processors	