 |
ONLINE DEMOS
In these brief overview presentations and technical
demonstrations, you will learn how Cadence can help you address all aspects
of electronics design in the nanometer era. We're helping customers—just
like you—get from design to volume.
|
|
 |
|
|
|
|
 |
Implementing RF circuits on PCBs
On today's designs, it is more likely than ever that mixed technologies such as analog, digital, and RF share the same PCB. Dealing with this mixture of technologies and specific RF requirements poses unique challenges for PCB designers and CAD tools. Cadence® Allegro® PCB RF option provides an RF-aware design capabilities including intelligent layout for parametrically creating and editing RF geometries, a flexible shape editor, and data-aware bi-directional IFF interfaces. Through bi-directional interfaces, RF circuits can be simulated and validated for signal quality and performance. The entire set of functionalities is vital to the successful physical design and implementation of RF circuits.
|
|
 |
|
|
|
|
|
|
 |
Global Route Environment Technology for Cadence® Allegro® PCB Design
Discover a new route to advanced PCB design and layout and learn how using intelligent automation can eliminate manual processes while preserving the designer's intent. This demo will highlight the new Global Route Environment technology for Cadence® Allegro® PCB design. The Global Route Environment technology combines a graphical interconnect flow planning architecture and a hierarchically-aware global routing engine to provide PCB designers with an automated, intelligent planning and routing environment. This demo will highlight the new use model paradigm and how it solves ultra-complex PCB interconnect challenges where strategic planning and interconnect routing could previously only be done by manual methods.
|
|
 |
|
|
|
|
|
Low Power |
|
|
 |
Cadence® Low-Power Solution
The industry's first complete solution integrates logic design, verification, and implementation technology—all enabled with the Si2 Common Power Format (CPF)—to improve productivity, reduce risk, and achieve optimal trade-offs among timing, power, and area.
|
|
|
|
|
|
|
|
| ENCOUNTER DIGITAL IC DESIGN PLATFORM |
|
|
 |
Necessary and Absolute Signoff Analysis for 65/45nm Design
Accurate prediction of silicon performance, power, and yield in sub-65nm designs demands a holistic 360-degree analysis solution, not isolated point tools. Designers must now consider advanced variability concerns such as statistical analysis, and new additive requirements for critical area analysis (CAA), thermal effects, lithography, chemical-mechanical polishing, and overall design for yield (DFY). Signoff for manufacturability with Encounter Timing System combines the interdependencies of logical, physical, electrical, and manufacturing analysis in a single, comprehensive view for final optimization and signoff. It also offers a debug environment for timing, SI, power, and clock trees to quickly and easily perform root-cause analysis, enabling faster time to market.
|
|
|
|
|
|
|
|
|
|
 |
Advanced Virtuoso Design Environment (IC 6.1 release)
This demo focuses on the Virtuoso Schematic Editor and the Virtuoso Analog Design Environment. You will discover some of the new features and functionality that are available, focusing on the enhanced productivity that designers enjoy with the introduction of assistance. You will also learn about the constraint management system that can be used to pass information the schematic through to layout.
Note: This demo requires 1280 x 1024 Minimum Screen Resolution and a Minimum 400 Kbps network connection. In addition, a faster computer (1Ghz+, 512K RAM) is recommended for optimal playback.
|
|
 |
 |
Accelerated Physical Design with Virtuoso Prototype Flow (IC 6.1 release)
Discover the new, common cockpit that integrates all the Virtuoso products designers can access at any point and time during the design. You will see how to quickly perform area estimation on a piece of data, obtain the information, and plug it into a floor planning technology. You will also see simple editing to correct violations, the use of pin placement technology, and design optimization. |
|
|
 |
Virtuoso Constraint Flow (IC 6.1 release)
Explore how constraints can help designers manage their design environment. The demo will take you from design schematic into layout, and then into routing – all in one, easy-to-use design cockpit.
|
|
|
 |
High-performance Custom Routing and DFM Optimization for Advanced Process Nodes using the Cadence® Space-based Router and Chip Optimizer
View the all new innovative space-based gridless analysis driven routing and yield optimization solutions from Cadence Design Systems. The Cadence Space-based Router and Cadence Chip Optimizer deliver a silicon proven full-chip routing and DFM optimization solution that provide concurrent design and manufacturing convergence for improved design performance, manufacturability and yield at 65nm and below processes. The demo features the Cadence Space-based Router which is a custom IC high capacity, high performance convergent design routing solution for custom digital and analog mixed signal designs. The demo also features the Cadence Chip Optimizer, which is complimentary to the Cadence Space-based Router or any IC design routing solution for post-route model driven manufacturing and yield optimization. Together the two products deliver an award winning routing and optimization solutions for today and tomorrow's advanced process node requirements. |
|
|
 |
Solving D/MS Design Challenges with Virtuoso AMS Designer
Discover how you can effectively design mixed-signal
chips, regardless of design size. Virtuoso AMS Designer is the
latest technological break through that brings the power of
behavioral modeling to the IC designer. It tackles the difficult
challenge of converging massive digital designs with precise
analog circuitry and simulating them accurately and quickly,
while using Verilog-AMS/VHDL-AMS languages, Virtuoso Schematic
Editor schematics, Assura™ extracted views, timing views
from SoC Encounter, and textual descriptions for NC-Sim. (This demo features custom design products from IC 5.1.41 release) |
|
|
 |
Solving New Challenges in Nanometer Design with Assura™ Physical Verification
In nanometer design, physical verification
including layout parasitic extraction is a must to achieve manufacturing
sign-off. This demonstration features the use of Assura RCX,
the industry’s standard for 3D device-level parasitics extraction,
to accurately extract and optimize the on-chip parasitics of
a VCO block generating an Extracted View with parasitics for
subsequent simulation of a digital/mixed-sign design. An overview
of the Assura DRC, LVS for nanometer designs will also be presented. (This demo features a previous release of Assura physical verification) |
|
|
|
|
|
|
|
|
|
 |
Cadence® SOC Functional Verification Kit
This demonstration highlights the new SoC Functional Verification Kit and how functional verification methodologies go beyond basic tools: it allows team members lacking verification expertise to begin verification much earlier and work as though they were verification experts. These methodologies are displayed and comprehended with a new interactive GUI driven navigator, allowing virtually anyone to quickly grasp and understand verification flows, such as designer flows, HW/SW co-verification flows, low power and bus compliance management flows. Attendees will learn how these new methodologies can improve productivity, reduce risk, and increase quality. |
|
 |
 |
Incisive Plan-to-Closure Methodology for SystemVerilog
The Incisive Plan-to-Closure Methodology for SystemVerilog demo details the Cadence SystemVerilog solution. After introducing how Cadence has stitched SystemVerilog into its broad verification solution, the demo shows unique technical advantages and code examples that describe how to build SystemVerilog Universal Verification Components (UVCs). The UVCs created in the demo are shown operating in a verification environment. The demo concludes with information on additional resources available to the viewer. |
|
|
 |
Compliance Management System Automates Compliance Verification
Verifying protocol compliance is typically time consuming and requires extensive protocol expertise. This demo shows off Cadence's new Compliance Management System (CMS) that automates compliance verification. With CMS, you can reach 70+% functional coverage without writing a single test. We’ll show you how easy it is to apply CMS to your AMBA or PCI Express verification project and briefly overview Cadence's extensive Verification IP portfolio.
|
|
|
 |
Formal Analysis using Incisive Formal Verifier
This demonstration shows how you can improve verification productivity by adopting formal assertion-based verification.
The Incisive Formal Verifier is easy to adopt, easy to use and has broad assertion support including SystemVerilog assertions,
PSL, OVL, and the Incisive Assertion Library. |
|
|
|
|
|
