CADENCE: Advanced Virtuoso Design Environment This demo focuses on the Virtuoso Schematic Editor and the Virtuoso Analog Design Environment.   COMMON PLATFORM: Accelerating the Future: Optimizing Silicon through Collaboration Jointly hosted by Chartered, IBM and Samsung, this event focuses on how the power of collaboration can help designers develop leading-edge electronic products.   OPENACCESS / Si2: Interoperable PCell Library Demo on OpenAccess This is a demonstration of OpenAccess interoperability through a complete custom IC design flow.   ALTOS: Liberate™ and Variety™ A new generation of IP characterization products utilizing Altos' novel "inside view" approach. CADENCE: Low-Power Solution The industry's first complete solution integrates logic design, verification, and implementation technology. SYNOPSYS: Power Management Solution Delivering the lowest power with the lowest risk, this end-to-end solution is proven and trusted by market leaders. BLAZE: Blaze Torch Technology Lithography-aware analysis and optimization technology for chip designers working with silicon technologies of 65nm and below.   SEQUENCE: DESIGN-FOR-POWER Attack the challenges of low power design holistically, from RTL to GDS. EMAIL ADDRESS USERNAME PASSWORD Forgot your password? Become a DOD member! 3/27/2008 - Analog Devices Fully-Programmable Audio ICs Deliver Advanced Features To Heighten HDTV Experience 3/26/2008 - CoWare CoWare and Sonics Release ESL 2.0 Upgrade of Joint Flow 3/25/2008 - ARC ARC-Based™ Sanyo Digital CameraWins Editors Choice Award in MacLife Magazine 3/25/2008 - Cadence Cadence Encounter Conformal ECO Designer Improves Logic Designers’ Productivity       CALYPTO: SLEC™ Demo Industry's first sequential equivalence checker, SLEC can verify block-level designs with differences in sequential and data abstraction.     MIRABILIS DESIGN: VisualSim™ Create large models quickly, execute faster system simulations and standardize communications.   Synopsys Fellow Mike Keating addresses the long term issues in design for low power. Key technologies affecting or affected by low power design are discussed.   Mentor gathered a team of verification experts whose presentations provide guidance on Testbench Automation, Reuse, and Functional Coverage.     BLUESPEC SystemVerilog Training This 12 session Bluespec SystemVerilog training course is the standard intro that Bluespec provides to their customers.
Member Login   ::  Newsletter Sign up  ::  Client Accounts   ::  About Us  ::  Contact   ::  Help  ::  Home © Demos On Demand™, 2005. All Rights Reserved. Privacy Policy.