DeepChip


Home	The Dirt Page	Demos	ESNUGs
Subscribe	Feedback	Photos	Trip Reports

CYPRESS:
Building a CapSense/USB Demo Using PSoC as FPGA Companion
Cypress PSoC Programmable Systems on Chip can be used as a cost-effective companion chip for a Xilinx FPGA device.

COWARE:
Optimizing Performance of ARM AMBA-based Designs
Today's multi-mode, multi-application systems place demanding performance requirements on the global resources of the SoC.

CADENCE:
Creating Complex HDI Designs
This demo will show Cadence’s Constraint-Driven HDI design flow in Allegro PCB Editor.

JASPER:
ActiveDesign
New Active Design™ delivers an analysis system and databases for design development and reuse.

APACHE:
Interview with Andrew Yang
Listen to Andrew Yang as he shares his view on what it takes for a company to survive and even grow during an economic downturn.

ATRENTA:
Interview with Piyush Sancheti
Join us for a discussion on semiconductor IP quality that covers the definition, current issues, existing metrics and tools.

CADENCE:
Interview with Mike McNamara
Mike ("Mac") MacNamara discusses high-level synthesis (HLS) and its capabilities.

JASPER:
Interview with Kathryn Kranen
Kathryn Kranen discusses formal verification as a broad spectrum of applications.

9/29/2009 - Analog Devices
Industry’s first HDMI 1.4 Transceiver for consumer audio/video designs delivers ultra-fast switching technology, while reducing design complexity and cost

9/29/2009 - Cadence
Cadence Extends Performance Leadership with Expanded Multi-Core Support

9/29/2009 - Cadence
Cadence Physical Verification System Supports TSMC’s Interoperable iDRC and iLVS Formats for 40-Nanometer Design

9/1/2009 - Jasper Design
Jasper Names HASS Technology Distributor for China

ZOCALO:
Zazz™ from Zocalo Tech
Zazz enables designers to be key contributors to the Assertion Based Verification process and verification engineers to be more effective.

BEACH SOLUTIONS:
EASI-Studio™
A suite of tools that capture and validate embedded system specifications.




Mentor gathered a team of verification experts whose presentations provide guidance on Testbench Automation, Reuse, and Functional Coverage.


Common Platform alliance members, Chartered, IBM and Samsung, jointly hosted the first-ever Common Platform Technology Forum.

BLUESPEC

SystemVerilog Training
This 12 session Bluespec SystemVerilog training course is the standard intro that Bluespec provides to their customers.

Got a better one in mind?

Top

Home

"This here ain't no one's opinion 'cept my own."

This Web Site Is Modified Every 2-3 Days