|
|
 |
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
 |
 |
The Verification Methodology Manual (VMM) for SystemVerilog is an open
verification methodology and library based on Synopsys’ proven Reference
Verification Methodology. This session provides insight into the VMM
methodology and how it helps maximize design quality, promote reuse among
components, and emphasizes a layered, coverage driven, constrained random
verification environment. The session documents the layered architecture,
verification flow and transaction channel objects as defined by the
Verification Methodology Manual for SystemVerilog. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
ZeBu emulation enables the system level verification of your design, but how do you make sure that your testbench isn't the bottleneck? EVE's library of off-the-shelf transactors and the ZEMI-3 SystemVerilog transactor compiler allows you build a high performance verification environment quickly and easily. This demo highlights the features of ZEMI-3, and demonstrates the transactors in action in an H.264 application. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
This in-depth demo shows how the Cohesive™ suite addresses the problem of full spectrum
abstraction adaptation and the lack of real connectivity between ESL and RTL. You'll see how, during the adaptation
process, the Cohesive™ products are able to capture and visualize activity at the transaction levels and
simultaneously relate that activity to individual wires and signals in an RTL environment. |
|
|
| |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
 |
Active-HDL is the leading design entry and simulation environment for all FPGA
and CPLD device families. It provides the flexibility and advanced features to
support today's most complex designs for VHDL, Verilog, C/C++
and EDIF simulation from a single design entry and verification environment. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Today’s technical and market pressures drove the creation of the AMBA® 3 AXI™
protocol, which is designed to enable implementation of a high performance
scalable bus interconnect architecture. This session begins with a short intro
to the AMBA 3 AXI protocol followed by a deep technical session explaining the
protocol itself and how it enables high-performance, high-bandwidth,
low-latency bus interconnect operation. The presentation leverages the
DesignWare Verification IP to introduce the protocol and provides insight into
jump starting your own AMBA 3 AXI design verification tasks. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
The Verification Methodology Manual (VMM) for SystemVerilog is an open
verification methodology and library based on Synopsys’ proven Reference
Verification Methodology. This session provides insight into the VMM
methodology and how it helps maximize design quality, promote reuse among
components, and emphasizes a layered, coverage driven, constrained random
verification environment. The session documents the layered architecture,
verification flow and transaction channel objects as defined by the
Verification Methodology Manual for SystemVerilog. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
Discover how you can effectively design mixed-signal chips, regardless of
design size. Virtuoso AMS Designer is the latest technological break through
that brings the power of behavioral modeling to the IC designer. It tackles the
difficult challenge of converging massive digital designs with precise analog
circuitry and simulating them accurately and quickly, while using
Verilog-AMS/VHDL-AMS languages, Virtuoso Schematic Editor schematics, Assura™
extracted views, timing views from SoC Encounter, and textual descriptions for
NC-Sim. (This demo features custom design products from IC 5.1.41 release). |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
This in-depth demo tours Super-FinSim's
OVI-compliant Verilog compiler, simulation builder,
simulation kernel, and the GUI that drives them. Fintronic's
simulator has established itself as the primary simulator
to fit this paradigm because of its low memory utilization
and its support for 64-bit architectures which allow
it to simulate even the largest circuits on a single
computer. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
Introducing Zazz™, the first productivity tool for assertion library users. Zazz™ enables designers to be key contributors to the Assertion Based Verification flow resulting in significant productivity gains during the verification phase. Learn how Zazztrade; makes this achievable. |
|
|
| |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
George Zafiropoulos, Ken Mason, Philip deBuren
As part of the Incisive™ verification platform, Palladium II delivers high
performance hardware acceleration and in-circuit emulation. This demonstration
shows how to increase your simulation performance by using three different
simulation acceleration use models (signal-based acceleration,
transaction-based acceleration and embedded-testbench acceleration). It also
shows how you can port your embedded assertions into Palladium II. In addition,
we will show you how Palladium II can get up to 10,000x performance gain and
provide full system verification through in-circuit emulation. Lastly, you will
learn how to connect Palladium II to a real-world environment that is running
at full speed, leveraging Cadence SpeedBridge solutions. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
ZeBu emulation enables the system level verification of your design, but how do you make sure that your testbench isn't the bottleneck? EVE's library of off-the-shelf transactors and the ZEMI-3 SystemVerilog transactor compiler allows you build a high performance verification environment quickly and easily. This demo highlights the features of ZEMI-3, and demonstrates the transactors in action in an H.264 application. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Can you cycle-accurately boot a complete operating system and debug concurrently at the hardware and software level? With ZeBu, a hardware-assisted verification platform, you can. This demo walks you through a few HW/SW bugs encountered during the boot of a Linux kernel and web browser application software, and shows how bugs in hardware and software can be isolated, reproduced and fixed faster than ever before. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
ZeBu is an advanced hardware-assisted verification platform that combines the
best aspects of traditional emulation and rapid prototyping systems into a
single, unified environment for both ASIC/SoC debugging and embedded software
validation. With the high capacity, easy setup and debugging associated with
emulation, and the price/ performance of rapid prototyping, EVE enables both
hardware designers and software developers to collaborate on a common design
representation. |
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
 |
This in-depth demo shows how ORINOCO enables you to define the low-power
optimized micro architecture for data-flow dominated blocks in SoCs. Starting
from an algorithm defined in C or SystemC ORINOCO DALE optimizes the micro
architecture of a block for implementation and guides your optimization of the
number of algorithmic resources, memory accesses and allocations, resulting in
the best low-power architecture. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
Power Management And Low-Power Design Take a seat, have some popcorn, relax, and watch PowerTheater's
unparalleled low-power RTL design and analysis capabilities bring the screen to life. Two thumbs up for its ability
to easily fit into mainstream flows (including the new Novas FSDB interface) while providing design teams with
the means to tame power consumption. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
imPROVE-HPK is a formal verification tool dedicated to the verification of hardware designs based on standard protocol interfaces
(OCP, Amba AHB, etc). imPROVE-HPK is fully automatic and very easy to set-up and use in any design and verification environment.
The tool automatically creates a complete protocol environment for the design, and then subsequently checks each of the protocol properties
(including functional performance analysis properties) and coverage scenarios. |
|
|
| |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
 |
The @Verifier suite is the most comprehensive assertion-based verification
product available, supporting both PSL and SystemVerilog. As this demo shows,
the suite includes @Verifier-DP for distributed processing on existing server
farms, and @Verifier-ZX, adding the powerful formal solvers based on IBM
RuleBase technology.
|
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Improve verification productivity with formal-assertion verification that
provides easy adoption, ease-of-use, and broad assertion support including
SystemVerilog assertions, PSL, OVL, and the Incisive Assertion Library. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
As the industry’s first sequential equivalence checker, SLEC can verify
block-level designs with differences in sequential and data abstraction. SLEC
provides comprehensive functional verification for designers doing
micro-architectural RTL optimization, such as re-timing, pipelining, and
resource sharing, and engineering teams deploying system-level design flows
including those using behavioral synthesis. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Flagship JasperGold™ unleashes formal verification on top project challenges spanning the IC development cycle. JasperGold leads the industry in proof power, with patented engines and abstractions for capacity and performance; advanced Visualize™ technology, and new ProofGrid™ for deployment. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Active Design™ accelerates design creation and IP leverage with system and databases for RTL analysis. Powered by Behavioral Indexing™ and Visualize™ technology, it promotes RTL design development, quality and reuse. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Coverability Analysis, an option to TransEDA's VN-Cover coverage analysis tool,
guides designers on the shortest path to full coverage, filtering out
unreachable design parts while enabling users to check if the uncovered
branches are reachable or not. Coverability Analysis is fully integrated into
VN-Cover, running automatically either on all remaining uncovered branches or
on specific ones selected by the user via the GUI. |
|
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Introducing Zazz™, the first productivity tool for assertion library users. Zazz™ enables designers to be key contributors to the Assertion Based Verification flow resulting in significant productivity gains during the verification phase. Learn how Zazztrade; makes this achievable. |
|
|
| |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| |
|
|
 |
|
George Zafiropoulos, Ken Mason, Philip deBuren
As part of the Incisive™ verification platform, Palladium II delivers high
performance hardware acceleration and in-circuit emulation. This demonstration
shows how to increase your simulation performance by using three different
simulation acceleration use models (signal-based acceleration,
transaction-based acceleration and embedded-testbench acceleration). It also
shows how you can port your embedded assertions into Palladium II. In addition,
we will show you how Palladium II can get up to 10,000x performance gain and
provide full system verification through in-circuit emulation. Lastly, you will
learn how to connect Palladium II to a real-world environment that is running
at full speed, leveraging Cadence SpeedBridge solutions. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
ZeBu emulation enables the system level verification of your design, but how do you make sure that your testbench isn't the bottleneck? EVE's library of off-the-shelf transactors and the ZEMI-3 SystemVerilog transactor compiler allows you build a high performance verification environment quickly and easily. This demo highlights the features of ZEMI-3, and demonstrates the transactors in action in an H.264 application. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Can you cycle-accurately boot a complete operating system and debug concurrently at the hardware and software level? With ZeBu, a hardware-assisted verification platform, you can. This demo walks you through a few HW/SW bugs encountered during the boot of a Linux kernel and web browser application software, and shows how bugs in hardware and software can be isolated, reproduced and fixed faster than ever before. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
ZeBu is an advanced hardware-assisted verification platform that combines the
best aspects of traditional emulation and rapid prototyping systems into a
single, unified environment for both ASIC/SoC debugging and embedded software
validation. With the high capacity, easy setup and debugging associated with
emulation, and the price/ performance of rapid prototyping, EVE enables both
hardware designers and software developers to collaborate on a common design
representation. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
Functional verification is still the bottleneck in today's chip design process.
The new Hammer families for simulation acceleration and emulation deliver
hundreds of kilohertz run time speeds, combined with the industry's fastest
turn-around times without compromising debug visibility. And, we offer the best
price/performance in the industry. |
|
|
| |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
 |
Miss Univers is a complete HW/SW co-verification tool for multi-processor SOC architectures,
offering extensive debug capabilities, fast simulation and emulation support. It includes an RTL simulator
as well as a multi-core IDE with most fascinating debug features and configurable user-friendly graphical user
interface. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Active-HDL is the leading design entry and simulation environment for all FPGA
and CPLD device families. It provides the flexibility and advanced features to
support today's most complex designs for VHDL, Verilog, C/C++ and EDIF
simulation from a single design entry and verification environment. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
You can not improve what you can not measure. Learn how to implement a metric driven verification environment to improve predictability, productivity, and quality of your chip development. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
This demonstration highlights the new SoC Functional Verification Kit and how functional verification methodologies go beyond basic tools: it allows team members lacking verification expertise to begin verification much earlier and work as though they were verification experts. These methodologies are displayed and comprehended with a new interactive GUI driven navigator, allowing virtually anyone to quickly grasp and understand verification flows, such as designer flows, HW/SW co-verification flows, low power and bus compliance management flows. Attendees will learn how these new methodologies can improve productivity, reduce risk, and increase quality. |
|
|
|
|
|
| |
|
|
|
|
|
|
 |
This on-line demo walks through a design example from specification to FPGA
implementation showing the Software-Compiled System Design methodology. The
demo provides a detailed review of the Celoxica DK Design Suite environment as
applied to the development of an image processing system based on a JPEG2000
algorithm. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
ZeBu emulation enables the system level verification of your design, but how do you make sure that your testbench isn't the bottleneck? EVE's library of off-the-shelf transactors and the ZEMI-3 SystemVerilog transactor compiler allows you build a high performance verification environment quickly and easily. This demo highlights the features of ZEMI-3, and demonstrates the transactors in action in an H.264 application. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Can you cycle-accurately boot a complete operating system and debug concurrently at the hardware and software level? With ZeBu, a hardware-assisted verification platform, you can. This demo walks you through a few HW/SW bugs encountered during the boot of a Linux kernel and web browser application software, and shows how bugs in hardware and software can be isolated, reproduced and fixed faster than ever before. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
ZeBu is an advanced hardware-assisted verification platform that combines the
best aspects of traditional emulation and rapid prototyping systems into a
single, unified environment for both ASIC/SoC debugging and embedded software
validation. With the high capacity, easy setup and debugging associated with
emulation, and the price/ performance of rapid prototyping, EVE enables both
hardware designers and software developers to collaborate on a common design
representation. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
CoDeveloper provides C to RTL design and compilation for various FPGA platforms
including Xilinx and Altera. It enables you to create your own FPGA-based
custom platform and to target systems with external processors, including DSPs. |
|
|
|
|
|
| |
|
|
|
|
|
|
 |
VisualSim Architect provides a modeling and simulation approach to identify the
best IP or component and implementation decision for a proposed functionality.
The advantage of VisualSim is to conduct these experiments at a higher level of
abstraction, faster model construction and accelerate results generation.
VisualSim Architect aids HW/SW co-design, mapping of behavior to architecture,
partitioning functions and to determine optimal resource sharing. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
This demo provides an intimate view of our Random Architecture Verification Engine (RAVEN).
The demo shows how RAVEN does far more than simply verify the instruction set architecture. Its advanced controls
and deep knowledge allows processor validation of multithreading, multiprocessing, parallel instructions, processor synchronization,
cache coherency, and more. |
|
|
|
|
|
| |
|
|
| |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
A next-generation graphical design and debugging environment that provides assertion based
verification as well as support for both PSL and SystemVerilog assertions. @Designer-PRO works with VCS, NC-Sim / Incisive
and ModelSim, and is tightly integrated with our @Verifier formal model checking family. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
This demo shows how Novas cuts debug time in half throughout the entire design
process from systems to RTL/Gate to silicon. Starting with the Novas Verdi™
Debug System, you’ll learn how to quickly understand your design's behavior,
automate the most time consuming aspects of debug, and unify the environment
including testbench analysis. You'll also see how our nESL product debugs
system-level designs for embedded processor platforms and how nAnalyzer allows
debug and analysis of physical designs. |
|
|
|
|
|
| |
|
|
| |
|
|
|
 |
This in-depth demo shows how the Undertow Suite now brings the ease of use of Undertow
to the source code debugging environment. Our new UI allows easy movemovent between views effortlessly—users
can go from an edge of a signal on Undertow, to the exact line of source code on the Source Code Window,
and then trace back the drivers for the signals on this line of code to their original source, even through
different modules. |
|
|
| |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
The Synopsys DesignWare Verification IP for AMBA 3 AXI provides an effective
method of verifying AMBA 3 AXI protocol based designs. This session provides
in-depth technical insight into working with the Verification Methodology
Manual for SystemVerilog compliant and “AMBA 3 Assured” DesignWare Verification
IP. The DesignWare Verification IP for AMBA 3 AXI includes master, slave,
monitor and verification interconnect components with each supporting all the
AMBA 3 AXI address, data widths, and protocol transfer and response types. The
session documents how this full featured command set can be utilized to create
both a directed test transaction environment as well as how to leverage the
coverage driven, constrained random verification interface support. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
This demonstration highlights the new SoC Functional Verification Kit and how functional verification methodologies go beyond basic tools: it allows team members lacking verification expertise to begin verification much earlier and work as though they were verification experts. These methodologies are displayed and comprehended with a new interactive GUI driven navigator, allowing virtually anyone to quickly grasp and understand verification flows, such as designer flows, HW/SW co-verification flows, low power and bus compliance management flows. Attendees will learn how these new methodologies can improve productivity, reduce risk, and increase quality. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
Verifying protocol compliance is typically time consuming and requires extensive protcol expertise. This demo shows off Cadence's new Compliance Management System (CMS) that automates compliance verification. With CMS, you can reach 70+% functional coverage without writing a single test. We’ll show you how easy it is to apply CMS to your AMBA or PCI Express verification project and briefly overview Cadence's extensive Verification IP portfolio. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
PureSpec verification IP is the leading solution for functional verification of
standard interfaces such as: PCI Express, USB, CE-ATA, SATA, Ethernet, and ASI.
Proven product quality, dedicated customer support, and unmatched EDA and
verification expertise make PureSpec the best-in-class verification IP solution
for all standard interfaces. |
|
|
|
|
|
| |
|
|
| |
|
|
|
|
This in-depth demo shows how the Cohesive™ suite addresses the problem of full
spectrum abstraction adaptation and the lack of real connectivity between ESL
and RTL. You'll see how, during the adaptation process, the Cohesive™ products
are able to capture and visualize activity at the transaction levels and
simultaneously relate that activity to individual wires and signals in an RTL
environment. |
|
|
| |
|
|
| |
|
|
