|
|
 |
 |
In this whiteboard session, Dan Hillman, a Silicon Valley veteran, reviews the sources of dynamic and static leakage and power consumption in SoC designs at 130 and 90
nanometers and compares gate bias and back bias as solutions for the reduction of leakage current. |
|
|
|