|
|
|
|
 |
ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices.
ARM's comprehensive product offering includes 16/32-bit RISC microprocessors, data engines, 3D processors, digital libraries, embedded memories, peripherals, software and development tools, as well as analog
functions and high-speed connectivity products. |
|
|
|
|
| |
|
|
|
 |
|
|
In these four in-depth videos, ARM and Synopsys show how Synopsys DesignWare® verification IP allows you to
rapidly validate your AMBA® 3 AXI™ protocol-based designs. The Synopsys DesignWare solution reduces
risk by increasing functional coverage and ensures successful and rapid time-to-market. Design starts are
ramping up for AMBA 3 AXI and it’s looking like the next de facto standard high speed bus architecture. |
| |
| Category: Front End - Behavioral Simulation, Functional Verification - Simulation |
|
|
|
Today’s technical and market pressures drove the creation of the AMBA® 3 AXI™ protocol,
which is designed to enable implementation of a high performance scalable bus interconnect architecture. This session begins with a short intro to the AMBA 3
AXI protocol followed by a deep technical session explaining the protocol itself and how it enables high-performance, high-bandwidth, low-latency bus interconnect operation.
The presentation leverages the DesignWare Verification IP to introduce the protocol and provides insight into jump starting your own AMBA 3 AXI design verification tasks. |
| |
| Category:
Embedded Systems |
|
|
|
This presentation discusses the steps involved in hardware platform creation. Beginning at the
product requirements capture phase, identified are key functional components and mapping these to both internal and external IP. The work flow from IP selection
through configuration and optimization to final implementation ready delivery is covered and uses a variety of ARM® processors and PrimeCell® IP
to demonstrate how to take full advantage of both the methodology and the AMBA® protocol. |
| |
| Category: Front End - Behavioral Simulation, Functional Verification - Verification IP |
|
|
|
The Synopsys DesignWare Verification IP for AMBA 3 AXI provides an effective method of
verifying AMBA 3 AXI protocol based designs. This session provides in-depth technical insight into working with the Verification Methodology Manual for
SystemVerilog compliant and “AMBA 3 Assured” DesignWare Verification IP. The DesignWare Verification IP for AMBA 3 AXI includes master, slave, monitor
and verification interconnect components with each supporting all the AMBA 3 AXI address, data widths, and protocol transfer and response types.
The session documents how this full featured command set can be utilized to create both a directed test transaction environment as well as how to
leverage the coverage driven, constrained random verification interface support. |
| |
| |
|
|
|
|
 |
|
7/24/2006 - ARM
Cadence And ARM Introduce First Automated Design And Implementation Flow For The ARM Cortex-A8 Processor | 6/21/2006 - ARM
Samsung To Benefit From ARM And National Semiconductor Power Management Collaboration | 5/30/2006 - ARM
SMIC adopts ARM physical IP for both low-powered and high-performance designs at 90 nanometer technology node |
|
|
|
|
|
|
|
