Bluespec provides an industry standards-based EDA toolset that significantly raises the level of abstraction for ASIC and FPGA design
while retaining the ability to automatically synthesize high quality RTL, without compromised speed, power or area.
The Bluespec toolset, the only ESL synthesis solution for control logic and complex datapaths, significantly accelerates hardware design and reduces verification costs.
Bluespec presents hardware designers an exciting new way to implement a design with correct-by-construction control logic synthesis while retaining full control over the architecture and performance of the design.
Bluespec SystemVerilog Training
Presenter: Rishiyur Nikhil
This 12 session Bluespec SystemVerilog Training Course is the standard intro that Bluespec provides to their customers.
Support resources for this training course including labs, downloadable PowerPoint slides, and documentation, are here.
Lectures 1 - 3
Lecture 1 is an Introduction. Lecture 2 covers Combinational Structures and Basic Types. Lecture 3 covers Types.