DeepChip
Home The Dirt Page Demos ESNUGs
Subscribe Feedback Photos Trip Reports

ChipVision supplies low power analysis, estimation and optimization solutions SoCs. ChipVision’s ORINOCO is the only design tool that bridges the ESL, at which the most significant reduction of power consumption can be achieved, to low power implementation at the RT Level. Target application areas are power-sensitive electronic devices in the wireless and multimedia domain.

   
ChipVision ORINOCO® - From Algorithm
to Low-power Implementation

Category: Front End - ESL/Architectural Design,
Behavioral Simulation, FV-Design Analysis,
Design Planning-Floor Planning
Booth Visit
Demo:
ORINOCO®
This in-depth demo shows how ORINOCO enables you to define the low-power optimized micro architecture for data-flow dominated blocks in SoCs. Starting from an algorithm defined in C or SystemC ORINOCO DALE optimizes the micro architecture of a block for implementation and guides your optimization of the number of algorithmic resources, memory accesses and allocations, resulting in the best low-power architecture.
 
 


Got a better one in mind?
Top Home  

"This here ain't no one's opinion 'cept my own."

This Web Site Is Modified Every 2-3 Days

Copyright 1999 - 2004 John Cooley.  All Rights Reserved.

| Contact John Cooley | Webmaster | Legal | Feedback Form |