Home Your Account Forums Downloads Demos on Demand Media Kit

Sequence Design provides tools for analysis and optimization of power and timing and signal-integrity, based on interconnect modeling technology, for designers working at 130-nm and below.       SEQUENCE DESIGN-FOR-POWER Flow Category: Front End - Timing and Power Analysis; Low Power - Front End, Back End   Attack the challenges of low power design holistically, from RTL to GDS. Manage and reduce power. Avoid power problems. The only comprehensive tool suite, with advantages for managers, for SoC architects and designers, and for the physical implementation team: Design for Power with Sequence. EXECUTIVE OVERVIEW Vic Kulkarni CEO Vic describes how Sequence helps engineers overcome the difficult challenge of converging massive digital designs with precise analog circuitry and simulating them accurately and quickly while using Verilog-AMS/VHDL-AMS languages, Schematic Editor schematics, Assura™ extracted views, timing views from SoC Encounter, and textual descriptions for NC-Sim.

Web www.FPGAworld.com All logos and trademarks in this site are property of their respective owner. The comments are property of their posters. Web site engine's code is Copyright © 2003 by PHP-Nuke. All Rights Reserved. PHP-Nuke is Free Software released under the GNU/GPL license. Page Generation: 0.041 Seconds