Verplex Video Channel



	Instructions: You may view streaming videos or order free Video CDs.



			Executive Overview Verplex executives explain how Verplex is delivering the highest speed, highest capacity and most user-friendly RTL verification and equivalence checking solutions for large, multi-million gate designs.

Technology View

Whiteboard: Formal Verification
Harry Foster, Chief Architect, uses the whiteboard to illustrate how formal verification combines state-of-the-art search technologies with leading-edge abstraction algorithms to help designers identify embedded bugs early.

Integrated Solutions for SoC Design

BlackTie™ Functional Checker
Richard Stolzman shows how SoC designers use BlackTie™, Verplex's high capacity RTL formal design verification tool, to identify and resolve embedded bugs early in the design process, resulting in significant time and cost savings.

Conformal™ Logic Equivalence Checker
Bassilios Petrakis demonstrates how Conformal™ LEC provides an independent audit of the design process that maximizes the number of errors caught prior to tape-out via its unique correlation learning technique that continuously discovers more efficient ways to compare the designs and simplify the proof process.

Conformal™ Logic Transistor eXtractor
This in-depth demo shows how Conformal™ LTX accepts a switch-level Verilog or SPICE transistor netlist as input and automatically extracts a high level Verilog description by analyzing the connectivity of the transistors and assigning Boolean functions to each of the nodes based upon a rigorous analysis of the circuit.



Verification Applications

			Silicon Graphics Darryl Phillips and Joe Richards of SGI's server division discuss their experience with assertion-based verification on an ASIC node controller of a distributed shared memory machine.



			Hewlett-Packard David Goldberg of HP discusses his experience with formal verification of large, high-end enterprise server chips.



			AMD Raghurum Tupuri of AMD's CPG division discusses his team's experience using formal verification on the K8 and K9, AMD's next-generation 64-bit microprocessors.



			Xilinx Hamid Agah of Xilinx discusses the importance of equivalence checking for next generation FPGA devices.